Vital IC

NMS4110

NMS4110 Electrochemical Sensor Readout Integrated Circuit (ROIC) Features Level & time variant potential generation Precise current measurement (~500pA) 2/3-terminal electrochemical Sensor 2-channel input (2 Working Electrode) Chronoamperometry/Amperometric/Potentiometric I2C/SPI interface Sensor detection Temperature sensor Low power operation: periodic wakeup & shutdown NVM for configuration storage Working voltage: 2.5V ~ 3.3V Block Diagram Target Applications Continuous Glucose… Continue reading NMS4110

Technique III: Input Impedance Chopper Stabilized Amplifier with Dual Positive Feedback Loops

Input Impedance Chopper Stabilized Amplifier with Dual Feedback Loops Input Impedance Technique 3 Architecture CCIA(Capacitively-coupled Chopper Instrumental Amplifier) core with RRL(Ripple Reduction Loop) & SS-DSL(Single-slope-assisted DC-servo Loop) PGA and 10b SAR ADC DPFL(Dual Positive Feedback Loops) for impedance boosting Signal generator and automatic calibration logic for external parasitics adaptation Characteristics Verified IP CCIA(Capacitively-coupled Chopper Instrumental… Continue reading Technique III: Input Impedance Chopper Stabilized Amplifier with Dual Positive Feedback Loops

Published
Categorized as technology

Technique II: Parasitic Intensive Impedance Boosting with 4-tap FIR

Parasitic Insensitive Impedance Boosting with 4-tap FIR Impedance Boosting Technique 2 Architecture CTDSM using low noise linear integrator & VCO-based quantizer Parasitic insensitive impedance boosting with 4-tap FIR Current recycling OPAMP and chopper stabilization for integrator noise reduction VCO based quantizer and 2nd order noise shaping for quantization noise reduction Block Diagram Performance – SNDR,… Continue reading Technique II: Parasitic Intensive Impedance Boosting with 4-tap FIR

Published
Categorized as technology

Impedance Boosting with Additional Amplifier

Impedance Boosting with Additional Amplifier Impedance Boosting Technique I Architecture Truncation error shaping using the NS-SAR ADC 1st-order DT DSM with CDS integrator and 2nd-order NS SAR quantizer Performance – SNDR, IRN SNDR(Signal to Noise/Distortion Ratio) : 94.5dB at 500Hz BW IRN(Input Referred Noise) : 0.174 µV/√Hz Back to Technology

Published
Categorized as technology

ExG Biosignal Acquisition

ExG Biosignal Acquisition Low Power, Low Noise, High CMRR, High Input Impedance and Wide Input Range Challenges Low power consumption : <10 μW Low noise : <1 μVrms Large input swing : >200 mVPP Wide dynamic range : >90 dB High CMRR : >70 dB High input impedance : >100 MΩ Obstacles in ExG Biosignal… Continue reading ExG Biosignal Acquisition

Published
Categorized as technology

Neurotherapeutics

Neurotherapeutics Wide Dynamic Range and Low Input-referred Noise IC Challenges Stimulation Artifact Motion Artifact Circuit Noise Solution – Adaptive Amplifier Gain & ADC Resolution Control Low Amplitude Signal -> High Gain & Low DR High Amplitude Signal -> Low Gain & High DR Increased Dynamic Range with Auto-ranging & AGC Power efficient digital conversion with… Continue reading Neurotherapeutics

Published
Categorized as technology

NMS3210

NMS3210 Proven IP #1 Features Programmable 8-channel CDC 8 single input for cap. sensing 1 diff. inputs for temp. sensor Conversion time: 250usec(8 inputs) ADC : 16bit(ENoB=13bit) Input cap: 12~18pF(typ.) Span>±8pF Core 1.8V, I/O 3.3V (typ.) Block Diagram Back to Proven IP

Published
Categorized as Proven IP

NMX3150

NMX3150 Proven IP #2 Features Programmable 8-channel CDC 8 single input for cap. sensing 1 diff. inputs for temp. sensor Conversion time: 250usec(8 inputs) ADC : 16bit(ENoB=13bit) Input cap: 12~18pF(typ.) Span>±8pF Core 1.8V, I/O 3.3V (typ.) Block Diagram MCU Features 32b RISC-V Core RISC-V ISA RV32IMAFC Single-precision Floating Point Unit 4 Region Physical Memory Protection… Continue reading NMX3150

Published
Categorized as Proven IP

NMX2110

NMX2110 Proven IP #3 Features LP/BP-DSM for High-Speed Impedance Measurement Frequency Range: 1k ~ 2MHz DDS : 24bit(int:14bit, frac: 10bit) Decimation: 16/32/64/128 Conversion Time : 512usec Conv. Rate: 0.120703 ~ 64kHz Output resolution: 14bit(8~16 bits) Core 1.8V, I/O 3.3V Operating Voltage : 2.5V ~ 3.3V Block Diagram Back to Proven IP

Published
Categorized as Proven IP

CM Charge Pumping

CM Charge Pumping Stable and Simple Circuit Structure and Operation CM signal sensed at the input of the front-end LNA If the CM signal exceeds the desired CM range, the displacement current from the CM input absorbed by a CMCP Input swing kept within the desired CM range, even in the presence of excessively large… Continue reading CM Charge Pumping

Published
Categorized as technology